

Intel® 440MX Entry PrPMC Platform

Table of Contents

Title Page,Table Of Contents	Page 1
Block Diagram	Page 2
Routing Guidelines	Page 3
CPU 1/2	Page 4
CPU 2/2	Page 5
440MX100-CPU-PCI 1/5	Page 6
440MX100-MEMORY 2/5	Page 7
SDRAM-BNK0	Page 8
SDRAM-BNK1	Page 9
440MX100-X-BUS 3/5	Page 10
440MX100-IDE 4/5	Page 11
440M100-PWR 5/5	Page 12
CLOCK GENERATOR	Page 13
SIO	Page 14
SIO Buffers	Page 15
CPU CORE-VOLTAGE-REGULATORS	Page 16
PCI+ PMC CONNECTORS	Page 17
MISC PMC CONNECTOR	Page 18

Revision History

CAD REV.	SCH REV.	DESCRIPTION
X0.0	X1.0	Initial artwork release (No artwork generated)
X2.0	X2.0	Connectors, Jn3 and Jn4 were reversed, new artwork required.
X2.0	X2.1	RESISTORS R83,R84,R87,R88 HAD WRONG PART NUMBERS.

THIS SCHEMATIC IS PROVIDED "AS-IS" WITH NO WARRANTIES WHATSOEVER, INCLUDING ANY WARRANTY OF MERCHANTABILITY, FITNESS FOR ANY PARTICULAR PURPOSE, OR ANY WARRANTY OTHERWISE ARISING OUT OF PROPOSAL, SPECIFICATION OR SAMPLE. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted herein. Intel disclaims all liability, including liability for infringement of any proprietary rights, relating to use of information in this specification. Intel does not warrant or represent that such use will not infringe such rights.

THIS DRAWING CONTAINS INFORMATION THAT HAS NOT BEEN VERIFIED FOR MANUFACTURING AS AN END USER PRODUCT. INTEL IS NOT RESPONSIBLE FOR THE MISUSE OF THIS INFORMATION.

Title

Title Page


SizeC

Document NumberIntel® 440MX Entry PrPMC Platform

Rev2.0

Date: Thursday, February 14, 2002Sheet 1 of 18

Block Diagram



General Board Design Requirements


>> PWB must be routed using ten (10) layers, with the following stackup:

	Layer 1 Top 4 mil Layer 2 Plane (GND) 7 mil Layer 3 Signal 7 mil Layer 4 Plane (GND) 4 mil Layer 5 Plane (Power) 4 mil Layer 6 Plane (Power) 4 mil Layer 7 Plane (GND) 7 mil Layer 8 Signal 7 mil Layer 9 Plane (GND) 4 mil Layer 10 Bottom	(.7)		(1.4)	Layer 1 Top 4 mil Layer 2 Plane (GND) 4 mil Layer 3 Signal 12 mil Layer 4 Signal 4 mil Layer 5 Plane Power 4 mil Layer 6 Plane (GND) 4 mil Layer 7 Signal 12 mil Layer 8 Signal 4 mil Layer 9 Plane (GND) 4 mil Layer 10 Bottom	(.7)		(1.4)
(1.4)			Alternate					


- >> Size **59.2 mils** **61.1 mils**
- >> Right angle traces must not be used.
- >> Vias for decoupling capacitors must be kept as close as possible to the capacitor pad.
- >> Trace impedance must be 56 ohms, +-10%
- >> Total board thickness must be .062" +0%, -20%
- >> Board material must be FR-4.
- >> GND layers must not be split.
- >> Top and bottom (outer) layers must be no less than 1/2 oz copper before plating, inner layers must be 1 oz copper.
- >> Series terminating resistors must be kept as close to the driving pin as possible.
- >> Daisy chain signals going to more than on point, do not use stubs.
- >> Unless otherwise noted, all signal traces should be no less than 4 with a preferred 5 mil width.
- >> Unless otherwise noted, minimum space between traces is 5 mils, including adjacent layers. This is only for parallelisms of greater than .25", vias are exempt from this rule.
- >> Specific routing requirements may be included throughout schematic sheets.
- >> One registration target must be included on each corner of the board.

CPU Routing Requirements

- >> Route all GTL traces between CPU and 440MX as shown in the diagram to the right.
- >> Route all traces between CPU and 440MX on a layer adjacent to a ground plane without multiple layer changes.
- >> All traces between CPU and 440MX should differ in length by no more than 1000 mils.
- >> Minimum space between traces is 5 mils (unless otherwise noted), this includes adjacent signal layers.
- >> Minimum space between traces may be reduced to 4 mils when breaking out of a footprint. The total length of trace routed using 4 mil spacing must be less than 250 mils. This refers to groups listed below.
- >> The following signals are shown in groups seperated by commas each group requires 25 mil spacing from other groups, including adjacent layers.
- A[3..31], -D[0..63], -ADS, -HTRDY, -HREQ[0..4], [-BREQ0, -BNR, -BPRI, -HLOCK, -DEFER, -DBSY, -DRDY,-HIT, -HITM,], [-A20M, -FLUSH, -IGNNE, -INIT,INTR,NMI, PWRGDCPU, -SMI,-SLEEP, -STPCLK,-FERR, -CPURST], -RS[0..2], THERMD[P:N], PLL[1:2], [TCK,TMS,TDI, TDO, -TRST,-PRDY, -PREQ].
- >> Route THERMDA and THERMDC close together as a pair (no more than 250 mil difference in length), on same layer, in parallel, and 25 mils min from any other trace.
- >> Route PLL[1:2] using 25 mil minimum width trace, minimize loop area, and separate from all other traces by 25 mils minimum. Preferably a plane on the component side of the PWB would be used.



Clock Specific Routing Requirements



Variable	Trace Length(min)	Trace Length(max)	Trace Width
A	2"	4.5"	5 mil
A1	A+1.25"	A+1.35"	5 mil
B	0"	4.5"	5 mil
C1	0"	4.5"	5 mil
C2	C1+2.4 inches	C1+2.6 inches	5 mil
D1	A1+7"	A1+10"	5 mil
D2	A1	A1+1"	5 mil

Memory Bus Specific Routing Requirements

- >> Minimum trace width is 4 mils.
- >> Minimum space between memory trace groups is 10 mils, this includes adjacent signal layers.
- >> Minimum space between memory traces and other non-memory groups is 25 mils, this includes adjacent signal layers.
- >> Memory address, data, and control lines must be routed as separate groups and treated as different signal types.
- >> The MD, DQM, -CS, CKE, -SRAS, -SCAS, -SWE, and MA signals (between MX and MEMORY) must be between 1" and 6" in length, matched to within 600 mils.

Memory Bus GROUPS -- MEMORY Names

- >> Address Signals: MA[0..11]
- >> Address Signals: BA[0:1]
- >> Data Signals: MD[0..63]
- >> Control Signals:
- CKE[0:1], SDA, SCL, -CS[0:1],
-SWE, -SCAS, -SRAS

PCI Bus Specific Routing Requirements

- >> The 440MX must be the last device on the PCI bus.
- >> PCI bus max length must be less than 6".

PCI Bus GROUPS

- >> Address/Data Signals: AD[0..31]
- >> Control Signals:
- CBE[0..3], -REQ[0..3], -GRNT[0..3],
-PIRQ[A:D], -PCIRST, -FRAME, -TRDY,
-IRDY, -STOP, -DEVSEL, -SERR, -PERR,
PAR, -PLOCK

Power Supply Specific Routing Requirements

- >> All unrelated signals and power planes must be kept away from the switching circuits.
- >> All traces associated with the input power/ground connectors, and the capacitors connected to these connectors, must be routed with minimum length and maximum width.
- >> See the Power Supply schematic sheet for complete restrictions.

IDE Specific Routing Requirements

- >> Place IDE conector within 3" of 440MX.
- >> Place IDE series terminating resistors within 500 mils of the 440MX.


USB Specific Routing Requirements

- >> USB signals should maintain a Z of 45 ohms +-5%.



General Notes


- >> Signals prefixed with an "-" are low active.
- >> Signals suffix of an "-", "+" indicate minus and plus of differential pairs.


THIS DRAWING CONTAINS INFORMATION THAT HAS NOT BEEN VERIFIED FOR MANUFACTURING AS AN END USER PRODUCT. INTEL IS NOT RESPONSIBLE FOR THE MISUSE OF THIS INFORMATION.			
Title Routing Guidelines			
Size C	Document Number Intel® 440MX Entry PrPMC Platform		Rev 2.0
Date:	Thursday, February 21, 2002	Sheet	3 of 18





Set GTL voltage reference to 2/3 VTT or 1V



















THIS DRAWING CONTAINS INFORMATION THAT HAS NOT BEEN VERIFIED FOR MANUFACTURING AS AN END USER PRODUCT. INTEL IS NOT RESPONSIBLE FOR THE MISUSE OF THIS INFORMATION.

Title

440MX Power

Size

C

Document Number

Document Number	Intel® 440MX Entry PrPMC Platform
-----------------	-----------------------------------

Rev


A1


Date: Thursday, February 21, 2002


Sheet 12 of 18


1

of 18











VID4	VID3	VID2	VID1	VID0	VOUP
1	1	1	1	0	0.925V
1	1	1	0	1	0.950V
1	1	1	0	0	0.975V
1	1	0	1	1	1.000V
1	1	0	1	0	1.025V
1	1	0	0	1	1.050V
1	1	0	0	0	1.075V
1	0	1	1	1	1.100V
1	0	1	1	0	1.125V
1	0	1	0	1	1.150V
1	0	1	0	0	1.175V
1	0	0	1	1	1.200V
1	0	0	1	0	1.225V
1	0	0	0	1	1.250V
1	0	0	0	0	1.275V
0	1	1	1	0	1.30V
0	1	1	0	1	1.35V
0	1	1	0	0	1.40V
0	1	0	1	1	1.45V
0	1	0	1	0	1.50V
0	1	0	0	1	1.55V
0	1	0	0	0	1.60V
0	0	1	1	1	1.65V
0	0	1	1	0	1.70V
0	0	1	0	1	1.75V
0	0	1	0	0	1.80V
0	0	0	1	1	1.85V
0	0	0	1	0	1.90V
0	0	0	0	1	1.95V
0	0	0	0	0	2.00V



THIS DRAWING CONTAINS INFORMATION THAT HAS NOT BEEN VERIFIED FOR MANUFACTURING AS AN END USER PRODUCT. INTEL IS NOT RESPONSIBLE FOR THE MISUSE OF THIS INFORMATION.

Title		
Voltage Regulator		
Size	Document Number	Rev
C	Intel® 440MX Entry PrPMC Platform	2.0
Date:	Thursday, February 14, 2002	Sheet 16 of 18

